( en | de | ru )

 

Disambiguation of "El-Maleh, Aiman H."

Author of the publication

copydeleteadd this publication to your clipboard
Enhancing Reliability of Combinational Circuits against Soft Errors by Using a Generalized Modular Redundancy Scheme.

, and . ISED, page 62-66. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aiman Ibrahim

Doris Malehsa

Laila El Aimani

Aiman Sallat

Aiman Alken

 

Other publications of authors with the same name

A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization.. Integr., (2017)Efficient test compression technique based on block merging.. IET Comput. Digit. Tech., 2 (5): 327-335 (2008)Test data compression for system-on-a-chip using extended frequency-directed run-length code.. IET Comput. Digit. Tech., 2 (3): 155-163 (2008)Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse-Order Restoration and Test Relaxation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (11): 2556-2564 (2006)A static test compaction technique for combinational circuits based on independent fault clustering., and . ICECS, page 1316-1319. IEEE, (2003)A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance., , and . DAC, page 625-631. ACM Press, (1998)On efficient extraction of partially specified test sets for synchronous sequential circuits., and . ISCAS (5), page 545-548. IEEE, (2003)DE-ZFP: An FPGA implementation of a modified ZFP compression/decompression algorithm., , , and . Microprocess. Microsystems, (April 2022)Finite state machine-based fault tolerance technique with enhanced area and power of synthesised sequential circuits.. IET Comput. Digit. Tech., 11 (4): 159-164 (2017)Defect-tolerant n2-transistor structure for reliable nanoelectronic designs., , , and . IET Comput. Digit. Tech., 3 (6): 570-580 (2009)