From post

Enhancing Reliability of Combinational Circuits against Soft Errors by Using a Generalized Modular Redundancy Scheme.

, и . ISED, стр. 62-66. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization.. Integr., (2017)Efficient test compression technique based on block merging.. IET Comput. Digit. Tech., 2 (5): 327-335 (2008)Test data compression for system-on-a-chip using extended frequency-directed run-length code.. IET Comput. Digit. Tech., 2 (3): 155-163 (2008)Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse-Order Restoration and Test Relaxation., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (11): 2556-2564 (2006)A static test compaction technique for combinational circuits based on independent fault clustering., и . ICECS, стр. 1316-1319. IEEE, (2003)Simulated evolution algorithm for multiobjective VLSI netlist bi-partitioning., , и . ISCAS (5), стр. 457-460. IEEE, (2003)Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits., и . IEEE Trans. Reliab., 64 (3): 935-948 (2015)Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement., , , и . ICCD, стр. 484-487. IEEE Computer Society, (2001)Enhancing performance of iterative heuristics for VLSI netlist partitioning., , и . ICECS, стр. 507-510. IEEE, (2003)State assignment for power optimization of sequential circuits based on a probabilistic pairwise swap search algorithm.. ISSPIT, стр. 305-308. IEEE Computer Society, (2015)