Author of the publication

Ising-Model Optimizer with Parallel-Trial Bit-Sieve Engine.

, , , , , , , , , , and . CISIS, volume 611 of Advances in Intelligent Systems and Computing, page 432-438. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On-chip measurement of data jitter with sub-picosecond accuracy for 10Gb/s multilane CDRs., , , , and . VLSIC, page 1-2. IEEE, (2014)Content-addressable memory (CAM) circuits and architectures: a tutorial and survey., and . IEEE J. Solid State Circuits, 41 (3): 712-727 (2006)A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme., , and . IEEE J. Solid State Circuits, 38 (1): 155-158 (2003)A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS., , , , and . IEEE J. Solid State Circuits, 49 (12): 2868-2877 (2014)A 3x blind ADC-based CDR for a 20 dB loss channel., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (6): 1658-1667 (2015)A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS., , , , and . ISSCC, page 154-156. IEEE, (2011)A pattern-guided adaptive equalizer in 65nm CMOS., , , , and . ISSCC, page 354-356. IEEE, (2011)Jump Markov chains and rejection-free Metropolis algorithms., , , , , and . Comput. Stat., 36 (4): 2789-2811 (2021)Design and Implementation of an On-Demand Maximum-Likelihood Sequence Estimation (MLSE)., , , , and . IEEE Open J. Circuits Syst., (2022)High-speed transceivers: Standards, challenges, and future., , , , , and . ISSCC, page 522-523. IEEE, (2011)