( en | de | ru )

 

Disambiguation of "Lin, Rung-Bin"

Author of the publication

copydeleteadd this publication to your clipboard
Deterministic built-in self-test using multiple linear feedback shift registers for test power and test volume reduction.

, , and . IET Comput. Digit. Tech., 4 (4): 317-324 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bin Lin

Alois Rung

Christoph Rung

Thomas Rung

Thomas Rung

 

Other publications of authors with the same name

Multiple project wafers for medium-volume IC production., and . ISCAS (5), page 4725-4728. IEEE, (2005)Multi-layer constrained via minimization with conjugate conflict continuation graphs., and . ISCAS (4), page 525-528. IEEE, (2004)Power gating design for standard-cell-like structured ASICs., , , and . DATE, page 514-519. IEEE Computer Society, (2010)Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing., , , and . Asian Test Symposium, page 111-116. IEEE Computer Society, (2009)A Multi-dimensional Pattern Run-Length Method for Test Data Compression., , , and . Asian Test Symposium, page 325-330. IEEE Computer Society, (2009)Simultaneous transistor pairing and placement for CMOS standard cells., , , , , , and . DATE, page 1647-1652. ACM, (2015)Reticle Exposure Plans for Multi-Project Wafers., , , and . DDECS, page 341-344. IEEE Computer Society, (2007)Standard Cell Like Via-Configurable Logic Block for Structured ASICs., , , and . ISVLSI, page 381-386. IEEE Computer Society, (2008)Context-aware Post Routing Redundant Via Insertion., , , , and . ISVLSI, page 37-42. IEEE Computer Society, (2009)Overview of the 2016 CAD contest at ICCAD., , , and . ICCAD, page 38. ACM, (2016)