( en | de | ru )

 

Disambiguation of "Hormigo, Javier"

Author of the publication

copydeleteadd this publication to your clipboard
A Hardware Approach to Interval Arithmetic for Sine and Cosine Functions.

, , and . SCAN, page 31-41. Springer, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Javier Manero

Javier Jáurequi

Javier Dreyer

Javier Papa

Javier Arpón

 

Other publications of authors with the same name

Designing a Project for Learning Industry 4.0 by Applying IoT to Urban Garden., and . Rev. Iberoam. de Tecnol. del Aprendiz., 14 (2): 58-65 (2019)Convolution Computation in FPGA Based on Carry-Save Adders and Circular Buffers., , , , , and . IT Revolutions, volume 82 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 237-248. Springer, (2011)High-Speed Algorithms and Architectures for Range Reduction Computation., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (3): 512-516 (2011)High resolution spectral analysis of images using the pseudo-Wigner distribution., and . IEEE Trans. Signal Process., 46 (6): 1757-1763 (1998)CORDIC-based LMMSE equalizer for Software Defined Radio., , , , , , and . ICSAMOS, page 301-308. IEEE, (2010)Floating Point Square Root under HUB Format., and . ICCD, page 447-454. IEEE Computer Society, (2017)Polynomial Evaluation on Multimedia Processors., , , , and . ASAP, page 265-. IEEE Computer Society, (2002)On-line Multioperand Addition Based on On-line Full Adders., , , and . ASAP, page 322-327. IEEE Computer Society, (2005)High-Radix Formats for Enhancing Floating-Point FPGA Implementations., and . Circuits Syst. Signal Process., 41 (3): 1683-1703 (2022)A study of decimal left shifters for binary numbers., , and . Inf. Comput., (2012)