( en | de | ru )

 

Disambiguation of "Lai, Konrad"

Author of the publication

copydeleteadd this publication to your clipboard
Bloom filtering cache misses for accurate data speculation and prefetching.

, , , , and . ICS, page 189-198. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eugen Lai

Waltraud Lai

Xin Lai

Mao Lai

Yinchieh Lai

 

Other publications of authors with the same name

A Minimal Dual-Core Speculative Multi-Threading Architecture., , , and . ICCD, page 360-367. IEEE Computer Society, (2004)Signature Buffer: Bridging Performance Gap between Registers and Caches., , and . HPCA, page 164-175. IEEE Computer Society, (2004)Prophet/Critic Hybrid Branch Prediction., , , , and . ISCA, page 250-263. IEEE Computer Society, (2004)Microarchitecture of the 80960 high-integration processors., , and . ICCD, page 362-365. IEEE, (1988)A 10Mbit, 15GBytes/sec bandwidth 1T DRAM chip with planar MOS storage capacitor in an unmodified 150nm logic process for high-density on-chip memory applications., , , , , , and . ESSCIRC, page 355-358. IEEE, (2005)Address-free memory access based on program syntax correlation of loads and stores., , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 314-324 (2003)Coming challenges in microarchitecture and architecture., , , , , and . Proc. IEEE, 89 (3): 325-340 (2001)Dynamic addressing memory arrays with physical locality., , , , and . MICRO, page 161-170. ACM/IEEE Computer Society, (2002)Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches., , and . ISCA, page 437. ACM, (1992)A New Address-Free Memory Hierarchy Layer for Zero-Cycle Load., , and . J. Instr. Level Parallelism, (2004)