Author of the publication

A distributed TS-MUX architecture for multi-chip extension beyond the HDTV level.

, , , , and . ISCAS (2), page 261-264. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 4: 2: 2P@ML MPEG-2 video encoder board using an enhanced MP@ML video encoder LSI., , , , and . IEEE Trans. Consumer Electronics, 45 (4): 1130-1133 (1999)A Hardware/Software Concurrent Design for a Real-Time SP@ML MPEG2 Video-Encoder Chip Set., , , , , and . ED&TC, page 320-327. IEEE Computer Society, (1996)H.265/HEVC encoder for UHDTV.. ASP-DAC, page 687-688. IEEE, (2015)Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level., , , , , , , , , and 1 other author(s). DATE, page 20002-20007. IEEE Computer Society, (2003)Global Rate Control Scheme for MPEG-2 HDTV Parallel Encoding System., , , and . ITCC, page 195-200. IEEE Computer Society, (2000)A distributed TS-MUX architecture for multi-chip extension beyond the HDTV level., , , , and . ISCAS (2), page 261-264. IEEE, (2004)Professional H.265/HEVC encoder LSI toward high-quality 4K/8K broadcast infrastructure., , , , , , , , , and 3 other author(s). Hot Chips Symposium, page 1-24. IEEE, (2015)Multi-reference and multi-block-size motion estimation with flexible mode selection for professional 4: 2: 2 H.264/AVC encoder LSI., , , , and . ISCAS, page 800-803. IEEE, (2008)Single-chip 4K 60fps 4: 2: 2 HEVC video encoder LSI with 8K scalability., , , , , , , , , and 5 other author(s). VLSIC, page 54-. IEEE, (2015)MVC real-time video encoder for full-HDTV 3D video., , , , , , , , , and 2 other author(s). ICCE, page 166-167. IEEE, (2012)