Author of the publication

Test infrastructure design for mixed-signal SOCs with wrapped analog cores.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (3): 292-304 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Contact-Less Near-Field Test of Active Integrated RF Phased Array Antennas., and . J. Electron. Test., 35 (3): 335-347 (2019)Statistical Test Development for Analog Circuits Under High Process Variations., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (8): 1465-1477 (2007)Multilevel Testability Analysis and Solutions for Integrated Bluetooth Transceivers., , and . IEEE Des. Test Comput., 19 (5): 82-91 (2002)Autonomic Microprocessor Execution via Self-Repairing Arrays., , and . IEEE Trans. Dependable Secur. Comput., 2 (4): 297-310 (2005)A Comprehensive BIST Solution for Polar Transceivers Using On-Chip Resources., , , , , and . ACM Trans. Design Autom. Electr. Syst., 23 (1): 2:1-2:21 (2017)Concurrent testing of digital microfluidics-based biochips., , and . ACM Trans. Design Autom. Electr. Syst., 11 (2): 442-464 (2006)Adaptive Generation of Unique IDs for Digital Chips through Analog Excitation., , and . ACM Trans. Design Autom. Electr. Syst., 20 (3): 46:1-46:18 (2015)Digital Fault-based Built-in Self-test and Evaluation of Low Dropout Voltage Regulators., , and . ACM J. Emerg. Technol. Comput. Syst., 18 (3): 54:1-54:20 (2022)Energy-Efficient Image Recognition System for Marine Life., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 3458-3466 (2020)Low-Cost Structural Monitoring of Analog Circuits for Secure and Reliable Operation., and . IEEE Des. Test, 40 (4): 5-16 (August 2023)