From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Miyahara, Masaya
add a person with the name Miyahara, Masaya
 

Другие публикации лиц с тем же именем

Development of baseband processing SoC with ultrahigh-speed QAM modem and broadband radio system for demonstration experiment thereof., , , , и . ICECS, стр. 687-690. IEEE, (2009)A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder., , и . ESSCIRC, стр. 249-252. IEEE, (2016)A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise., , и . A-SSCC, стр. 1-4. IEEE, (2015)A 50.1-Gb/s 60-GHz CMOS Transceiver for IEEE 802.11ay With Calibration of LO Feedthrough and I/Q Imbalance., , , , , , , , , и 15 other автор(ы). IEEE J. Solid State Circuits, 54 (5): 1375-1390 (2019)An All-Digital Reconfigurable Time-Domain ADC for Low-Voltage Sensor Interface in 65nm CMOS Technology., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (2): 466-475 (2015)Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers., , и . IEICE Trans. Electron., 96-C (6): 838-849 (2013)A 7-bit 1-GS/s Flash ADC with Background Calibration., , и . IEICE Trans. Electron., 97-C (4): 298-307 (2014)A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers., , и . IEEE J. Solid State Circuits, 51 (10): 2210-2221 (2016)An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers., , , , и . IEEE J. Solid State Circuits, 50 (6): 1399-1411 (2015)A 0.022mm2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits., , , , , и . ISSCC, стр. 248-249. IEEE, (2013)