( en | de | ru )

 

Disambiguation of "Devarajegowda, Keerthikumara"

Author of the publication

copydeleteadd this publication to your clipboard
Fast and Accurate Model-Driven FPGA-based System-Level Fault Emulation.

, , , , , , , and . VLSI-SoC, page 1-6. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Devarajegowda, Keerthikumara
add a person with the name Devarajegowda, Keerthikumara
 

Other publications of authors with the same name

How to Keep 4-Eyes Principle in a Design and Property Generation Flow., , and . MBMV, page 1-6. VDE Verlag, (2019)Using Machine Learning for predicting area and Firmware metrics of hardware designs from abstract specifications., , , , , and . Microprocess. Microsystems, (2019)Extending Verilator to Enable Fault Simulation., , , , , and . MBMV, page 1-6. VDE/IEEE, (2021)Model-based Generation of Assertions for Pre-silicon Verification.. Kaiserslautern University of Technology, Germany, (2021)Towards Fault Simulation at Mixed Register-Transfer/Gate-Level Models., , , , , , , and . DFT, page 1-6. IEEE, (2021)MetFI: Model-driven Fault Simulation Framework., , , , , and . CoRR, (2022)A Machine Learning Approach for Area Prediction of Hardware Designs from Abstract Specifications., , , and . DSD, page 413-420. IEEE Computer Society, (2018)G-QED: Generalized QED Pre-silicon Verification beyond Non-Interfering Hardware Accelerators., , , , , , , , , and 2 other author(s). DAC, page 1-6. IEEE, (2023)Modelling Peripheral Designs using FSM-like Notation for Complete Property Set Generation., , , , and . MCSoC, page 508-515. IEEE, (2023)Fast and Accurate Model-Driven FPGA-based System-Level Fault Emulation., , , , , , , and . VLSI-SoC, page 1-6. IEEE, (2022)