Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction of New Associate Editors.

N. Boulgouris, D. Bull, M. Cagnazzo, A. Cavallaro, G. Cheung, A. Roy-Chowdhury, P. Alfaro, S. Du, S. Ertürk, M. Flierl, G. Foresti, G. Hua, Z. Li, W. Lin, S. Ma, P. Meher, D. Mukherjee, A. Pizurica, A. Prati, P. Remagnino, A. Ross, S. Satoh, A. Savakis, H. Schwarz, L. Shao, S. Shirmohammadi, G. Valenzise, M. Wang, Z. Wang, Y. Wen, D. Xu, J. Yuan, and Y. Yuan. IEEE Trans. Circuits Syst. Video Techn., 26 (2): 253-263 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pramod Kumar Pandey

Pramod Kumar Magu

Pramod Kumar Bhatotia

Pramod Chandrashekhariah

Pramod Shah

Other publications of authors with the same name

High-Throughput Memory-Based Architecture for DHT Using a New Convolutional Formulation.P. Meher, J. Patra, and M. Swamy. IEEE Trans. Circuits Syst. II Express Briefs, 54-II (7): 606-610 (2007)An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials.P. Meher, Y. Ha, and C. Lee. ASP-DAC, page 210-215. IEEE, (2009)Flexible integer DCT architectures for HEVC.S. Park, and P. Meher. ISCAS, page 1376-1379. IEEE, (2013)Hardware-Efficient Realization of Prime-Length DCT Based on Distributed Arithmetic.J. Xie, P. Meher, and J. He. IEEE Trans. Computers, 62 (6): 1170-1178 (2013)Scalable Serial-parallel Multiplier over GF(2m) by Hierarchical Pre-reduction and Input Decomposition.P. Meher, and C. Lee. ISCAS, page 2910-2913. IEEE, (2009)Efficient coefficient partitioning for decomposed DA-based inner-product computation.Y. Pan, and P. Meher. ISCAS, page 406-409. IEEE, (2011)Efficient Bit-Parallel Multipliers in Composite Fields.C. Lee, and P. Meher. APSCC, page 686-691. IEEE Computer Society, (2008)Efficient architectures for VLSI implementation of 2-D discrete Hadamard transform.B. Mohanty, P. Meher, and S. Singhal. ISCAS, page 1480-1483. IEEE, (2012)Low Latency Scaling-Free Pipeline CORDIC Architecture Using Augmented Taylor Series.S. Wadkar, B. Das, and P. Meher. iSES, page 312-315. IEEE, (2019)Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder.B. Mohanty, and P. Meher. ASAP, page 305-309. IEEE Computer Society, (2008)

BibSonomy

Disambiguation of "Meher, Pramod Kumar"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction of New Associate Editors.

Please choose a person to relate this publication to

Pramod Kumar Pandey

Pramod Kumar Magu

Pramod Kumar Bhatotia

Pramod Chandrashekhariah

Pramod Shah

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Meher, Pramod Kumar"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Introduction of New Associate Editors.

Please choose a person to relate this publication to

Pramod Kumar Pandey

Pramod Kumar Magu

Pramod Kumar Bhatotia

Pramod Chandrashekhariah

Pramod Shah

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Introduction of New Associate Editors.