( en | de | ru )

 

Disambiguation of "Ramaswamy, R."

Author of the publication

copydeleteadd this publication to your clipboard
Universal occurrence of the phase-flip bifurcation in time-delay coupled systems

, , , , , and . Chaos, 18 (2): 023111 (2008)
DOI: 10.1063/1.2905146

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramaswamy Lakshmanan

Annette Ramaswamy

Arunkumar Ramaswamy

Mohini Krischke-Ramaswamy

Selianallur Ramaswamy Srinivasan

 

Other publications of authors with the same name

Universal occurrence of the phase-flip bifurcation in time-delay coupled systems, , , , , and . Chaos, 18 (2): 023111 (2008)Intel 4 CMOS Technology Featuring Advanced FinFET Transistors optimized for High Density and High-Performance Computing., , , , , , , , , and 73 other author(s). VLSI Technology and Circuits, page 282-283. IEEE, (2022)Intel PowerVia Technology: Backside Power Delivery for High Density and High-Performance Computing., , , , , , , , , and 52 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Single Machine Scheduling as a Graph Search Problem with Path-Dependent Arc Costs., and . ECAI, page 11-15. John Wiley and Sons, (1992)Coupled maps on trees, , and . Phys. Rev. E, (1995)Phase-flip bifurcation induced by time delay, , , and . Phys. Rev. E, (2006)Data perturbation independent diagnosis and validation of breast cancer subtypes using clustering and patterns., , , , and . Cancer informatics, (2007)Synchronization of coupled stochastic oscillators, and . Pramana: J. Phys. (preprint), (2008)Effective mechanisms for the synchronization of stochastic oscillators, , and . Abstract Book of the XXIII IUPAP International Conference on Statistical Physics, Genova, Italy, (9-13 July 2007)A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 um2 SRAM cells, optimized for low power, high performance and high density SoC products., , , , , , , , , and 24 other author(s). VLSIC, page 12-. IEEE, (2015)