( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Logic Optimization of Majority-Inverter Graphs.

, , , , , , и . MBMV, стр. 1-4. VDE Verlag, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Giovanni Federigo De Santi

Cristiano Micheli

Andrea Micheli

Karl Micheli

Walter Micheli

 

Другие публикации лиц с тем же именем

Reversible Pebble Games for Reducing Qubits in Hierarchical Quantum Circuit Synthesis., , , , и . ISMVL, стр. 102-107. IEEE, (2019)Dynamic Power Management for Nonstationary Service Requests., , , , и . IEEE Trans. Computers, 51 (11): 1345-1361 (2002)Performance driven reliable link design for networks on chips., , и . ASP-DAC, стр. 749-754. ACM Press, (2005)A Study on the Programming Structures for RRAM-Based FPGA Architectures., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (4): 503-516 (2016)Automated Composition of Hardware Components., и . DAC, стр. 14-19. ACM Press, (1998)A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication., , , , и . VLSI-SoC (Selected Papers), том 313 из IFIP Advances in Information and Communication Technology, стр. 232-250. Springer, (2008)Depth-Optimal Buffer and Splitter Insertion and Optimization in AQFP Circuits., и . ASP-DAC, стр. 152-158. ACM, (2023)Fanout-Bounded Logic Synthesis for Emerging Technologies - A Top-Down Approach., и . DATE, стр. 1-6. IEEE, (2023)Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies., , , и . DATE, стр. 354-359. IEEE, (2021)Compilation flow for classically defined quantum operations., , и . DATE, стр. 964-967. IEEE, (2021)