Author of the publication

A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques.

, , , , , and . ISLPED, page 362-367. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RMS-TM: a comprehensive benchmark suite for transactional memory systems (abstracts only)., , , , , and . SIGMETRICS Perform. Evaluation Rev., 39 (3): 19 (2011)Hardware transactional memory with software-defined conflicts., , , , , , , and . ACM Trans. Archit. Code Optim., 8 (4): 31:1-31:20 (2012)Improving the energy efficiency of hardware-assisted watchpoint systems., , , , and . DAC, page 54:1-54:6. ACM, (2013)System-level power estimation tool for embedded processor based platforms., , , , , and . RAPIDO, page 5:1-5:8. ACM, (2014)PaRV: Parallelizing Runtime Detection and Prevention of Concurrency Errors., , , , and . RV, volume 7687 of Lecture Notes in Computer Science, page 42-47. Springer, (2012)Hardware Versus Software Fault Injection of Modern Undervolted SRAMs., , , , , and . CoRR, (2019)Transactional Memory for Reliability., and . Transactional Memory, volume 8913 of Lecture Notes in Computer Science, Springer, (2015)VIA: A Smart Scratchpad for Vector Units with Application to Sparse Matrix Computations., , , , , , , , and . HPCA, page 921-934. IEEE, (2021)VAQUERO: A Scratchpad-based Vector Accelerator for Query Processing., , , , , , , and . HPCA, page 1289-1302. IEEE, (2023)Architectural Support for Fair Reader-Writer Locking., , , , , , and . MICRO, page 275-286. IEEE Computer Society, (2010)