( en | de | ru )

 

Disambiguation of "Agrawal, Vishwani D."

Author of the publication

copydeleteadd this publication to your clipboard
Comments on ``An Approach to Highly Integrated Computer-Maintained Cellular Arrays''.

. IEEE Trans. Computers, 28 (9): 691-693 (1979)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Deepashri Agrawal

Mukesh Agrawal

Mudit Agrawal

Milan Agrawal

Hemant Agrawal

 

Other publications of authors with the same name

An efficient test data reduction technique through dynamic pattern mixing across multiple fault models., , , , and . VTS, page 285-290. IEEE Computer Society, (2011)On variable clock methods for path delay testing of sequential circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (11): 1237-1249 (1997)Toward massively parallel automatic test generation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (9): 981-994 (1990)Editorial.. J. Electron. Test., 30 (6): 637-638 (2014)Editorial.. J. Electron. Test., 6 (1): 5-6 (1995)Editorial.. J. Electron. Test., 24 (4): 321 (2008)A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs., and . J. Electron. Test., 30 (1): 57-75 (2014)Editorial.. J. Electron. Test., 3 (2): 105 (1992)Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits., , , and . J. Electron. Test., 12 (3): 239-254 (1998)Power-Aware Optimization of SoC Test Schedules Using Voltage and Frequency Scaling., , and . J. Electron. Test., 33 (2): 171-187 (2017)