( en | de | ru )

 

Disambiguation of "Hsu, Tzu-Hsuan"

Author of the publication

copydeleteadd this publication to your clipboard
Symmetrical buffered clock-tree synthesis with supply-voltage alignment.

, , , , and . ASP-DAC, page 447-452. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mathäus Tzurmbakis

Tien-Yi Tzung

Hsuan-Erh Chen

Eric Hsu

Yüanfang Hsü

 

Other publications of authors with the same name

Graph Attention Transformer for Unsupervised Multivariate Time Series Anomaly Detection., , and . MACLEAN@PKDD/ECML, volume 3343 of CEUR Workshop Proceedings, CEUR-WS.org, (2022)First Study of P-Channel Vertical Split-Gate Flash Memory Device with Various Electron and Hole Injection Methods and Potential Future Possibility to Enable Functional Memory Circuits., , , , , and . IMW, page 1-4. IEEE, (2021)A Simulation Study of Scaling Capability toward 10nm for the 3D Stackable Gate-Controlled Thyristor (GCT) DRAM Device., , , , and . IMW, page 1-4. IEEE, (2023)Using UTAUT, TTF, and PR integrating models to evaluate employees' acceptance and behavioral intention of PHM-based system in the military industry., , , and . ICPHM, page 88-93. IEEE, (2022)Using condition flag prediction to improve the performance of out-of-order processors., , and . ISCAS, page 1240-1243. IEEE, (2013)Write-In-Place Operation and It's Advantages to Upgrade the 3D AND-type Flash Memory Performances., , , , , and . IMW, page 1-4. IEEE, (2021)Symmetrical buffered clock-tree synthesis with supply-voltage alignment., , , , and . ASP-DAC, page 447-452. IEEE, (2013)Design of Computing-in-Memory (CIM) with Vertical Split-Gate Flash Memory for Deep Neural Network (DNN) Inference Accelerator., , , , , and . ISCAS, page 1-4. IEEE, (2021)