From post

An Oscillation-Based On-Chip Temperature-Aware Dynamic Voltage and Frequency Scaling Scheme in System-on-a-Chip.

, , , и . IEICE Trans. Inf. Syst., 97-D (9): 2320-2329 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (4): 618-626 (2010)Fault tolerant application-specific NoC topology synthesis for three-dimensional integrated circuits., , , , , и . SoCC, стр. 296-301. IEEE, (2011)IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test., и . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1333-1337 (2013)IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection., , , и . J. Electron. Test., 23 (4): 341-355 (2007)Test Data and Test Time Reduction for LOS Transition Test in Multi-Mode Segmented Scan Architecture., , , и . ATS, стр. 95-100. IEEE, (2007)Oscillation ring based interconnect test scheme for SOC., , , и . ASP-DAC, стр. 184-187. ACM Press, (2005)IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults., , , , и . ASP-DAC, стр. 366-371. IEEE, (2006)De Bruijn graph-based communication modeling for fault tolerance in smart grids., , и . APCCAS, стр. 623-626. IEEE, (2012)Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator., , и . Asian Test Symposium, стр. 91-96. IEEE Computer Society, (2013)TestDNA: Novel Wafer Defect Signature for Diagnosis and Yield Learning., , , , , , , и . ITC, стр. 1-6. IEEE, (2019)