( en | de | ru )

 

Disambiguation of "Shin, Jongshin"

Author of the publication

copydeleteadd this publication to your clipboard
Digital PHY Design Methodologies for High-Speed and Low-Power Memory Interface.

, , , , , and . ISOCC, page 140-141. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dong-Shin Shin

Jeonghun Shin

Kirche als Weltforum: zum Dialogverständnis in kirchlichen Dokumenten seit dem Zweiten Vatikanischen Konzil. Uni München, (2009)

Hyeseon Shin

Koo Cheul Shin

Hwa-Ja Shin

 

Other publications of authors with the same name

A 72-GS/s, 8-Bit DAC-Based Wireline Transmitter in 4-nm FinFET CMOS for 200+ Gb/s Serial Links., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 58 (4): 1074-1086 (2023)A new charge pump without degradation in threshold voltage due to body effect memory applications., , , and . IEEE J. Solid State Circuits, 35 (8): 1227-1230 (2000)An 18-Gb/s NRZ Transceiver With a Channel-Included 2-UI Impulse-Response Filtering FFE and 1-Tap DFE Compensating up to 32-dB Loss., , , , , and . IEEE Trans. Circuits Syst., 67-II (12): 2863-2867 (2020)A 0.65V 1316µm2Fully Synthesizable Digital Temperature Sensor Using Wire Metal Achieving O.16nJ.%2-Accuracy FoM in 5nm FinFET CMOS., , , , , and . ISSCC, page 220-222. IEEE, (2022)At-speed logic BIST using a frozen clock testing strategy., , , and . ITC, page 64-71. IEEE Computer Society, (2001)Compact and Broadband ESD Protection I/O Pad Using Pad-Stacked Inductor., , , , and . IEEE Access, (2023)22.5 An 8nm 18Gb/s/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique., , , , , , , , , and 6 other author(s). ISSCC, page 338-340. IEEE, (2020)6.4 A 56Gb/s 7.7mW/Gb/s PAM-4 Wireline Transceiver in 10nm FinFET Using MM-CDR-Based ADC Timing Skew Control and Low-Power DSP with Approximate Multiplier., , , , , , , , , and 9 other author(s). ISSCC, page 122-124. IEEE, (2020)A 0.65-to-10.5 Gb/s Reference-Less CDR With Asynchronous Baud-Rate Sampling for Frequency Acquisition and Adaptive Equalization., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (2): 276-287 (2016)An Automotive ASIL-D Safety Mechanism in ADC and DAC for Communication Application., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 142-143. IEEE, (2022)