( en | de | ru )

 

Disambiguation of "Carsello, Alex"

Author of the publication

copydeleteadd this publication to your clipboard
mflowgen: a modular flow generator and ecosystem for community-driven physical design: invited.

, , , , , , and . DAC, page 1339-1342. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maria Alexopoulou

Ethnic Foreign Policy und Identitätsbildung: die Griechisch-Amerikaner (1964 - 1978). FU Berlin, (2007)

Alex Dwenger

Alex Beuermann

Alex Gottwald

Alex Lassetzki

 

Other publications of authors with the same name

mflowgen: a modular flow generator and ecosystem for community-driven physical design: invited., , , , , , and . DAC, page 1339-1342. ACM, (2022)Enabling Reusable Physical Design Flows with Modular Flow Generators., , , , , , and . CoRR, (2021)A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs., , , , , , , , , and . DATE, page 846-851. IEEE, (2020)AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers., , , , , , , , , and 23 other author(s). ACM Trans. Embed. Comput. Syst., 22 (2): 35:1-35:34 (March 2023)Amber: Coarse-Grained Reconfigurable Array-Based SoC for Dense Linear Algebra Acceleration., , , , , , , , , and 13 other author(s). HCS, page 1-30. IEEE, (2022)Creating an Agile Hardware Design Flow., , , , , , , , , and 22 other author(s). DAC, page 1-6. IEEE, (2020)Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains., , , , , , , , , and 1 other author(s). ACM Trans. Reconfigurable Technol. Syst., 16 (2): 26:1-26:28 (June 2023)Amber: A 16-nm System-on-Chip With a Coarse- Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 59 (3): 947-959 (March 2024)Amber: A 367 GOPS, 538 GOPS/W 16nm SoC with a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense Linear Algebra., , , , , , , , , and 13 other author(s). VLSI Technology and Circuits, page 70-71. IEEE, (2022)