Author of the publication

A Mixed-Signal Interface Circuit for Integration of Embedded 1T1R RRAM Arrays.

, and . SOCC, page 1-5. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Current Mirror Based Read Circuit Design with Multi-Level Capability for Resistive Switching Devices., , , and . ICEIC, page 1-4. IEEE, (2024)Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates., and . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1108-1121 (2021)A High-speed Low-power Sense Amplifier for the RRAM Array with Multi-level Reading Function using 130-nm Technology., , , , and . ICECS, page 1-4. IEEE, (2023)A RRAM Characterization System with Flexible Readout Operations using an Integrating ADC., , , , and . PRIME, page 245-248. IEEE, (2023)Simulating large neural networks embedding MLC RRAM as weight storage considering device variations., , , , , , and . LASCAS, page 1-4. IEEE, (2021)A Parallel-friendly Majority Gate to Accelerate In-memory Computation., and . ASAP, page 93-100. IEEE, (2020)A Structured Approach for Embedded Memory Integration of Emerging Memory Technologies., , , , and . LASCAS, page 1-5. IEEE, (2024)A Read Circuit Design for Multi-Level RRAM Cells Exhibiting Small Resistance Windows., and . MWSCAS, page 1-2. IEEE, (2022)A Mixed-Signal Interface Circuit for Integration of Embedded 1T1R RRAM Arrays., and . SOCC, page 1-5. IEEE, (2022)Mitigating the Effects of RRAM Process Variation on the Accuracy of Artificial Neural Networks., , , , , , , and . SAMOS, volume 13227 of Lecture Notes in Computer Science, page 401-417. Springer, (2021)