Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation.

M. Caselli, D. Bhattacharjee, A. Mallik, P. Debacker, and D. Verkest. ISCAS, page 1823-1827. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan Mallik

Arindam Chatterjee

Arindam Khan

Mohammed Nazmul Ahsan Mallik

Samir Ansari {Arindam Ghosal, Vikash Kumar}

Other publications of authors with the same name

A Case for Clumsy Packet Processors.A. Mallik, and G. Memik. MICRO, page 147-156. IEEE Computer Society, (2004)Dynamic Quantization Range Control for Analog-in-Memory Neural Networks Acceleration.N. Laubeuf, J. Doevenspeck, I. Papistas, M. Caselli, S. Cosemans, P. Vrancx, D. Bhattacharjee, A. Mallik, P. Debacker, D. Verkest and 2 other author(s). ACM Trans. Design Autom. Electr. Syst., 27 (5): 46:1-46:21 (2022)Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming.D. Cordes, P. Marwedel, and A. Mallik. CODES+ISSS, page 267-276. ACM, (2010)A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.Y. Iosifidis, A. Mallik, S. Mamagkakis, E. de Greef, A. Bartzas, D. Soudris, and F. Catthoor. DAC, page 549-554. ACM, (2010)Low Power Correlating Caches for Network Processors.A. Mallik, and G. Memik. J. Low Power Electron., 1 (2): 108-118 (2005)Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling.A. Vandooren, L. Witters, J. Franco, A. Mallik, B. Parvais, Z. Wu, A. Walke, V. Deshpande, E. Rosseel, A. Hikavyy and 15 other author(s). ICICDT, page 145-148. IEEE, (2018)Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation.M. Caselli, D. Bhattacharjee, A. Mallik, P. Debacker, and D. Verkest. ISCAS, page 1823-1827. IEEE, (2022)Evaluating the Effects of FeFET Device Variability on Charge Sharing Based AiMC Accelerator.S. Majumdar, S. Cosemans, A. Mallik, P. Debacker, F. Catthoor, and J. Houdt. ISCAS, page 1-5. IEEE, (2023)MNEMEE: a framework for memory management and optimization of static and dynamic data in MPSoCs.A. Mallik, P. Marwedel, D. Soudris, and S. Stuijk. CASES, page 257-258. ACM, (2010)AERO: Design Space Exploration Framework for Resource-Constrained CNN Mapping on Tile-Based Accelerators.S. Yang, D. Bhattacharjee, V. Kumar, S. Chatterjee, S. De, P. Debacker, D. Verkest, A. Mallik, and F. Catthoor. IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 508-521 (2022)

BibSonomy

Disambiguation of "Mallik, Arindam"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation.

Please choose a person to relate this publication to

Stephan Mallik

Arindam Chatterjee

Arindam Khan

Mohammed Nazmul Ahsan Mallik

Samir Ansari {Arindam Ghosal, Vikash Kumar}

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Mallik, Arindam"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation.

Please choose a person to relate this publication to

Stephan Mallik

Arindam Chatterjee

Arindam Khan

Mohammed Nazmul Ahsan Mallik

Samir Ansari {Arindam Ghosal, Vikash Kumar}

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Tiny ci-SAR A/D Converter for Deep Neural Networks in Analog in-Memory Computation.