Author of the publication

Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (3): 667-674 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly., , , and . ICASSP, page 1158-1161. IEEE, (2013)Three-Dimensional Dynamic Programming Accelerator for Multiple Sequence Alignment., , , , and . NORCAS, page 1-5. IEEE, (2018)MSRCall: a multi-scale deep neural network to basecall Oxford Nanopore sequences., and . Bioinform., 38 (16): 3877-3884 (2022)Attention EdgeConv For 3D Point Cloud Classification., , , and . APSIPA ASC, page 2018-2022. IEEE, (2021)Power efficient special processor design for burrows-wheeler-transform-based short read sequence alignment., , , , and . BioCAS, page 1-4. IEEE, (2015)Test Generation of Path Delay Faults Induced by Defects in Power TSV., , , , , and . Asian Test Symposium, page 43-48. IEEE Computer Society, (2013)Deep Co-occurrence Feature Learning for Visual Object Recognition., , , , , and . CVPR, page 7302-7311. IEEE Computer Society, (2017)Low-Light Enhancement Using a Plug-and-Play Retinex Model With Shrinkage Mapping for Illumination Estimation., and . IEEE Trans. Image Process., (2022)Using Regularity Unit As Guidance For Summarization-Based Image Resizing., , and . VCIP, page 1-5. IEEE, (2021)A fast analytical technique for estimating the bounds of on-chip clock wire inductance., , , and . CICC, page 241-244. IEEE, (2001)