( en | de | ru )

 

Disambiguation of "Kandemir, Mahmut T."

Author of the publication

copydeleteadd this publication to your clipboard
Compiler-Directed Code Restructuring for Improving Performance of MPSoCs.

, and . IEEE Trans. Parallel Distributed Syst., 19 (9): 1201-1214 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Other publications of authors with the same name

Instruction Scheduling for Low Power., , , , and . VLSI Signal Processing, 37 (1): 129-149 (2004)Architecture-Centric Bottleneck Analysis for Deep Neural Network Applications., , , , , , and . HiPC, page 205-214. IEEE, (2019)Soft errors issues in low-power caches., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1157-1166 (2005)Network footprint reduction through data access and computation placement in NoC-based manycores., , , and . DAC, page 181:1-181:6. ACM, (2015)Compiler-guided leakage optimization for banked scratch-pad memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1136-1146 (2005)Using Task Recomputation During Application Mapping in Parallel Embedded Architectures., , and . CDES, page 29-35. CSREA Press, (2006)Array Regrouping and Its Use in Compiling Data-Intensive Embedded Applications., and . IEEE Trans. Computers, 53 (1): 1-19 (2004)The design and use of simplepower: a cycle-accurate energy estimation tool., , , and . DAC, page 340-345. ACM, (2000)Hybrid-comp: A criticality-aware compressed last-level cache., , , and . ISQED, page 25-30. IEEE, (2018)Thermal-Aware Task Allocation and Scheduling for Embedded Systems, , , , and . CoRR, (2007)