( en | de | ru )

 

Disambiguation of "Reddy, Sudhakar M."

Author of the publication

copydeleteadd this publication to your clipboard
Forming multi-cycle tests for delay faults by concatenating broadside tests.

, and . VTS, page 51-56. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Other publications of authors with the same name

Design of Easily Testable Microprocessors : A Case Study., and . ITC, page 480-483. IEEE Computer Society, (1982)On the Design of Random Pattern Testable PLAs., and . ITC, page 688-695. IEEE Computer Society, (1986)At-speed scan test with low switching activity., , , and . VTS, page 177-182. IEEE Computer Society, (2010)On multiple bridging faults., and . VTS, page 221-226. IEEE Computer Society, (2010)Deterministic Stellar BIST for In-System Automotive Test., , , , and . ITC, page 1-9. IEEE, (2018)Generating Compact Test Patterns for DC and AC Faults Using One ATPG Run., , and . ITC, page 1-10. IEEE, (2018)Reducing the storage requirements of a test sequence by using a background vector., and . DATE, page 1237-1242. IEEE Computer Society, (2010)On the design of path delay fault testable combinational circuits., and . FTCS, page 374-381. IEEE Computer Society, (1990)Vector-restoration-based static compaction using random initial omission., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (11): 1587-1592 (2004)Semiconcurrent Online Testing of Transition Faults through Output Response Comparison of Identical Circuits., and . IEEE Trans. Dependable Secur. Comput., 6 (3): 231-240 (2009)