( en | de | ru )

 

Disambiguation of "Luo, Shien-Chun"

Author of the publication

copydeleteadd this publication to your clipboard
Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells.

, , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (12): 947-951 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shimeles Damene Shiene

Jia Luo

Xiaoguang Luo

Yongxiang Luo

Junfeng Luo

 

Other publications of authors with the same name

An ultra-low-power adaptive-body-bias control for subthreshold circuits., , and . VLSI-DAT, page 1-4. IEEE, (2014)Minimum convertible voltage analysis for ratioless and robust subthreshold level conversion., , and . ISCAS, page 2553-2556. IEEE, (2012)A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (6): 1656-1665 (2014)MORAS: An energy-scalable system using adaptive voltage scaling., , , , and . VLSI-DAT, page 1-4. IEEE, (2018)An ultra-low voltage hearing aid chip using variable-latency design technique., , , , , and . ISCAS, page 2543-2546. IEEE, (2014)An Adaptive Pulse-Triggered Flip-Flop for a High-Speed and Voltage-Scalable Standard Cell Library., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (10): 677-681 (2013)Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (12): 947-951 (2014)An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop., and . ISCAS, page 1157-1160. IEEE, (2007)A Sub-200-mV Voltage-Scalable SRAM With Tolerance of Access Failure by Self-Activated Bitline Sensing., and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (6): 440-445 (2010)Customization of a Deep Learning Accelerator.. VLSI-DAT, page 1-2. IEEE, (2019)