Author of the publication

Pin-Accessible Legalization for Mixed-Cell-Height Circuits.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 143-154 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reproducible evaluation of Pan-Tilt-Zoom tracking., , , , and . ICIP, page 2055-2059. IEEE, (2015)A two-step search engine for large scale boolean matching under NP3 equivalence., , , , and . ASP-DAC, page 592-598. IEEE, (2018)TreeNet: Deep Point Cloud Embedding for Routing Tree Construction., , , , and . ASP-DAC, page 164-169. ACM, (2021)Dim Sum: Light Clock Tree by Small Diameter Sum., and . DATE, page 174-179. IEEE, (2019)Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)., , , , and . ICCAD, page 929-936. IEEE, (2017)Detailed routing by sparse grid graph and minimum-area-captured path search., , , , , and . ASP-DAC, page 754-760. ACM, (2019)FIT: Fill Insertion Considering Timing., , , , , , , and . DAC, page 221. ACM, (2019)Placement for Wafer-Scale Deep Learning Accelerator., , , , , and . ASP-DAC, page 665-670. ACM, (2021)SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm., , and . ICCAD, page 569-576. IEEE, (2017)Effective and Efficient Detailed Routing with Adaptive Rip-up Scheme and Pin Access Refinement., , , and . ACM Great Lakes Symposium on VLSI, page 165-168. ACM, (2022)