( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A compact low-power nonvolatile flip-flop using domain-wall-motion-device-based single-ended structure.

, , , , , , , и . IEICE Electron. Express, 11 (13): 20140296 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tadahiko Fujii

Tadahiko Iwashima

 

Другие публикации лиц с тем же именем

A 16-Mb Toggle MRAM With Burst Modes., , , , , , , , , и 13 other автор(ы). IEEE J. Solid State Circuits, 42 (11): 2378-2385 (2007)MRAM Applications Using Unlimited Write Endurance., , , , и . IEICE Trans. Electron., 90-C (10): 1936-1940 (2007)A 12-ns 8-Mbyte DRAM secondary cache for a 64-bit microprocessor., , , , и . IEEE J. Solid State Circuits, 35 (8): 1153-1158 (2000)Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction., , , , , , , , , и 4 other автор(ы). IEEE J. Solid State Circuits, 50 (2): 476-489 (2015)Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 194-195. IEEE, (2013)MRAM Cell Technology for Over 500-MHz SoC., , , , , , , и . IEEE J. Solid State Circuits, 42 (4): 830-838 (2007)A delay circuit with 4-terminal magnetic-random-access-memory device for power-efficient time- domain signal processing., , , , , , , , , и 5 other автор(ы). ISCAS, стр. 1588-1591. IEEE, (2014)Evaluation of Soft-Delay-Error Effects in Content-Addressable Memory., , , , и . J. Multiple Valued Log. Soft Comput., 26 (1-2): 125-140 (2016)A Non-volatile Reconfigurable Offloader for Wireless Sensor Nodes., , , , и . IPSJ Trans. Syst. LSI Des. Methodol., (2013)Energy evaluation for two-level on-chip cache with non-volatile memory on mobile processors., , , , , и . ASICON, стр. 1-4. IEEE, (2013)