( en | de | ru )

 

Disambiguation of "Wen, Xiaoqing"

Author of the publication

copydeleteadd this publication to your clipboard
A Study of Capture-Safe Test Generation Flow for At-Speed Testing.

, , , , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (7): 1309-1318 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaoqing Pan

Xiaoqing Liu

Xiaoqing Li

Xiaoqing Shen

Xiaoqing Jin

 

Other publications of authors with the same name

A Static Method for Analyzing Hotspot Distribution on the LSI., , , , and . ITC-Asia, page 73-78. IEEE, (2019)Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments., , , , , , , and . IEEE Trans. Aerosp. Electron. Syst., 56 (2): 1163-1171 (2020)A Study of Capture-Safe Test Generation Flow for At-Speed Testing., , , , , , , , , and 1 other author(s). IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (7): 1309-1318 (2010)A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing., , , , , , and . IEICE Trans. Inf. Syst., 96-D (9): 2003-2011 (2013)A Novel ATPG Method for Capture Power Reduction during Scan Testing., , , , , , and . IEICE Trans. Inf. Syst., 90-D (9): 1398-1405 (2007)Distribution-Controlled X-Identification for Effective Reduction of Launch-Induced IR-Drop in At-Speed Scan Testing., , , , , , , , and . IEICE Trans. Inf. Syst., 94-D (6): 1216-1226 (2011)Turbo1500: Core-Based Design for Test and Diagnosis., , , , , , , , , and 5 other author(s). IEEE Des. Test Comput., 26 (1): 26-35 (2009)Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells-Based Multiple-Node-Upset-Tolerant Latch Designs., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (3): 879-890 (2020)A Flexible Scan-in Power Control Method in Logic BIST and Its Evaluation with TEG Chips., , , , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 591-601 (2020)Novel Double-Node-Upset-Tolerant Memory Cell Designs Through Radiation-Hardening-by-Design and Layout., , , , and . IEEE Trans. Reliability, 68 (1): 354-363 (2019)