Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering.

Y. Wang, H. Mahmoodi, L. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy. ICASSP (5), page 97-100. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rosemary Park

Jinhyung Park

Kwan Park

Shinja Park

June Park

Other publications of authors with the same name

Domain Wall Memory-Based Design of Deep Neural Network Convolutional Layers.J. Chung, W. Choi, J. Park, and S. Ghosh. IEEE Access, (2020)A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption.J. Park, and K. Roy. J. Signal Process. Syst., 53 (3): 399-410 (2008)Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy.J. Park, J. Choi, and K. Roy. IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 787-793 (2010)Fast and accurate estimation of SRAM read and hold failure probability using critical point sampling.I. Chang, J. Park, K. Kang, and K. Roy. IET Circuits Devices Syst., 4 (6): 469-478 (2010)Customized SRAM design for low power video code applications.S. Lee, H. Tang, K. Choi, and J. Park. ISOCC, page 79-80. IEEE, (2016)High performance and low power FIR filter design based on sharing multiplication.J. Park, W. Jeong, H. Choo, H. Mahmoodi-Meimand, Y. Wang, and K. Roy. ISLPED, page 295-300. ACM, (2002)Area and Energy Efficient Joint 2T SOT-MRAM-Based on Diffusion Region Sharing With Adjacent Cells.Y. Jang, and J. Park. IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1622-1626 (2022)Key Length Reconfigurable ARIA Hardware with S-box Optimization.J. Song, J. Cho, and J. Park. ICEIC, page 1-3. IEEE, (2021)Low Power SOT-MRAM Cell Configuration For Dual Write Operation.J. Kim, K. Bae, and J. Park. ICEIC, page 1-3. IEEE, (2021)Low Cost Ternary Content Addressable Memory Based on Early Termination Precharge Scheme.K. Lee, G. Ko, and J. Park. ISCAS, page 1-4. IEEE, (2019)

BibSonomy

Disambiguation of "Park, Jongsun"

Please choose a person to relate this publication to

Rosemary Park

Jinhyung Park

Kwan Park

Shinja Park

June Park

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Park, Jongsun"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering.

Please choose a person to relate this publication to

Rosemary Park

Jinhyung Park

Kwan Park

Shinja Park

June Park

Other publications of authors with the same name

Disambiguation