( en | de | ru )

 

Disambiguation of "Kawaguchi, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Parallelized viterbi processor for 5, 000-word large-vocabulary real-time continuous speech recognition FPGA system.

, , , , and . INTERSPEECH, page 1483-1486. ISCA, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hirokazu Kawaguchi

Hiroshi Murata

Hiroshi Kawabe

Hiroshi Kubota

Hiroshi Uchida

 

Other publications of authors with the same name

Signal contributions to heavily diffusion-weighted functional magnetic resonance imaging investigated with multi-SE-EPI acquisitions., , , , , , , and . NeuroImage, (2014)Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks., , , , , and . IEICE Trans. Commun., 89-B (10): 2741-2751 (2006)A Sub-mW H.264 Baseline-Profile Motion Estimation Processor Core with a VLSI-Oriented Block Partitioning Strategy and SIMD/Systolic-Array Architecture., , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3623-3633 (2006)A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2226-2233 (2012)Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's., , , , , , , , , and . IEICE Trans. Electron., 88-C (4): 760-767 (2005)A 0.3-V Operating, Vth-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond., , , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3634-3641 (2006)A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (12): 2701-2708 (2011)An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 434-442 (2013)A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing., , , , , , , and . IEICE Trans. Electron., 91-C (4): 543-552 (2008)STT-MRAM Operating at 0.38V Using Negative-Resistance Sense Amplifier., , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 97-A (12): 2411-2417 (2014)