Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.

Y. Lin, H. Yang, M. Hsia, Y. Lin, C. Chen, C. Chuang, W. Hwang, N. Lien, K. Lee, W. Shih, Y. Wu, W. Lee, and C. Hsu. SoCC, page 218-223. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ping Wu

Ya-Ping Ko

Wei-Ping Wu

Ya Zhang

Other publications of authors with the same name

A novel code assignment scheme for W-CDMA systems.W. Chen, Y. Wu, and H. Hsiao. VTC Fall, page 1182-1186. IEEE, (2001)Different ICT Competency but Similar Pattern between Students with/without Learning Disabilities? - Results from Structural Equation Modeling Testing.M. Chen, C. Chen, T. Wu, Y. Wu, C. Ko, and Y. Yeh. ICCHP (2), volume 8548 of Lecture Notes in Computer Science, page 528-531. Springer, (2014)A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.Y. Lin, H. Yang, M. Hsia, Y. Lin, C. Chen, C. Chuang, W. Hwang, N. Lien, K. Lee, W. Shih and 3 other author(s). SoCC, page 218-223. IEEE, (2012)High-performance 0.6V VMIN 55nm 1.0Mb 6T SRAM with adaptive BL bleeder.H. Yang, Y. Lin, M. Hsia, G. Lin, C. Chang, Y. Chen, C. Chuang, W. Hwang, S. Jou, N. Lien and 6 other author(s). ISCAS, page 1831-1834. IEEE, (2012)A 0.33-V, 500-kHz, 3.94-µW 40-nm 72-Kb 9T Subthreshold SRAM With Ripple Bit-Line Structure and Negative Bit-Line Write-Assist.C. Lu, M. Tu, H. Yang, Y. Wu, H. Huang, Y. Lin, K. Lee, Y. Kao, C. Chuang, S. Jou and 1 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 863-867 (2012)A Flexible On-Screen Keyboard: Dynamically Adapting for Individuals' Needs.Y. Lin, M. Chen, Y. Wu, Y. Yeh, and H. Wang. HCI (7), volume 4556 of Lecture Notes in Computer Science, page 371-379. Springer, (2007)A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control.H. Yang, S. Yang, M. Hsia, Y. Lin, Y. Lin, C. Chen, C. Chang, G. Lin, Y. Chen, C. Chuang and 9 other author(s). SoCC, page 197-200. IEEE, (2011)A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.C. Lu, C. Chuang, S. Jou, M. Tu, Y. Wu, C. Huang, P. Kan, H. Huang, K. Lee, and Y. Kao. IEEE Trans. Very Large Scale Integr. Syst., 23 (5): 958-962 (2015)Mobile Data Usage Prediction System and Method.Y. Lai, Y. Wu, C. Yu, F. Lu, and C. Chen. AINA Workshops, page 484-486. IEEE Computer Society, (2017)Effective Descriptions of Molecular Structures and the Quantitative Structure-Activity Relationship Studies.L. Xu, J. Yang, and Y. Wu. Journal of Chemical Information and Computer Sciences, 42 (3): 602-606 (2002)

BibSonomy

Disambiguation of "Wu, Ya-Ping"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.

Please choose a person to relate this publication to

Ping Wu

Ping Wu

Ya-Ping Ko

Wei-Ping Wu

Ya Zhang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wu, Ya-Ping"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.

Please choose a person to relate this publication to

Ping Wu

Ping Wu

Ya-Ping Ko

Wei-Ping Wu

Ya Zhang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.