( en | de | ru )

 

Disambiguation of "Yang, Hao-I"

Author of the publication

copydeleteadd this publication to your clipboard
A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.

, , , , , , , , , , , , and . SoCC, page 218-223. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hao Yang

Hao Yang

I Yang

Hao-Yang Wei

Wen-I Yang

 

Other publications of authors with the same name

Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-kappa Metal-Gate Devices., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (7): 1192-1204 (2011)Impacts of NBTI/PBTI on Timing Control Circuits and Degradation Tolerant Design in Nanoscale CMOS SRAM., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (6): 1239-1251 (2011)Impacts of gate-oxide breakdown on power-gated SRAM., , and . Microelectron. J., 42 (1): 101-112 (2011)A 0.33-V, 500-kHz, 3.94-µW 40-nm 72-Kb 9T Subthreshold SRAM With Ripple Bit-Line Structure and Negative Bit-Line Write-Assist., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 863-867 (2012)An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array., , , , , , , , , and 1 other author(s). VLSI-DAT, page 1-4. IEEE, (2012)Embedded SRAM ring oscillator for in-situ measurement of NBTI and PBTI degradation in CMOS 6T SRAM array., , , , , , , , , and . VLSI-DAT, page 1-4. IEEE, (2012)A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist., , , , , , , , , and 3 other author(s). SoCC, page 218-223. IEEE, (2012)Impacts of NBTI and PBTI on Power-gated SRAM with High-k Metal-gate Devices., , and . ISCAS, page 377-380. IEEE, (2009)High-performance 0.6V VMIN 55nm 1.0Mb 6T SRAM with adaptive BL bleeder., , , , , , , , , and 6 other author(s). ISCAS, page 1831-1834. IEEE, (2012)A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control., , , , , , , , , and 9 other author(s). SoCC, page 197-200. IEEE, (2011)