Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Fully Integrated Voltage Regulator in 14nm CMOS with Package-Embedded Air-Core Inductor Featuring Self-Trimmed, Digitally Controlled Variable On-Time Discontinuous Conduction Mode Operation.

C. Schaef, N. Desai, H. Krishnamurthy, S. Weng, H. Do, W. Lambert, K. Radhakrishnan, K. Ravichandran, J. Tschanz, and V. De. ISSCC, page 154-156. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rumana Desai-Hahn

Nachiket Vartak

Vasant Desai

Natvarlal Desai

Shashikant Desai

Other publications of authors with the same name

An Actively Detuned Wireless Power Receiver With Public Key Cryptographic Authentication and Dynamic Power Allocation.N. Desai, C. Juvekar, S. Chandak, and A. Chandrakasan. IEEE J. Solid State Circuits, 53 (1): 236-246 (2018)A Dual-Input, Digital Hybrid Buck-LDO System Featuring Fast Load Transient Response, Zero-Wire Current Handover & Input PDN Resonance Reduction.K. Ahmed, N. Desai, H. Krishnamurthy, S. Weng, X. Liu, K. Ravichandran, J. Tschanz, and V. De. VLSI Circuits, page 1-2. IEEE, (2021)A Fully Integrated Voltage Regulator in 14nm CMOS with Package-Embedded Air-Core Inductor Featuring Self-Trimmed, Digitally Controlled Variable On-Time Discontinuous Conduction Mode Operation.C. Schaef, N. Desai, H. Krishnamurthy, S. Weng, H. Do, W. Lambert, K. Radhakrishnan, K. Ravichandran, J. Tschanz, and V. De. ISSCC, page 154-156. IEEE, (2019)A 0.76V Vin Triode Region 4A Analog LDO with Distributed Gain Enhancement and Dynamic Load-Current Tracking in Intel 4 CMOS Featuring Active Feedforward Ripple Shaping and On-Chip Power Noise Analyzer.X. Liu, H. Krishnamurthy, R. Liu, K. Ravichandran, Z. Ahmed, N. Desai, N. Butzen, J. Tschanz, and V. De. ISSCC, page 478-480. IEEE, (2022)A Low-Power 5-Gb/s Current-Mode LVDS Output Driver and Receiver with Active Termination.V. Pasupureddi, N. Desai, and P. Mandal. Circuits Syst. Signal Process., 31 (1): 31-49 (2012)A Digitally Controlled Fully Integrated Voltage Regulator With 3-D-TSV-Based On-Die Solenoid Inductor With a Planar Magnetic Core for 3-D-Stacked Die Applications in 14-nm Tri-Gate CMOS.H. Krishnamurthy, S. Weng, G. Matthew, N. Desai, R. Saraswat, K. Ravichandran, J. Tschanz, and V. De. IEEE J. Solid State Circuits, 53 (4): 1038-1048 (2018)14.9 A Monolithic 10.5W/mm2600 MHz Top-Metal and C4 Planar Spiral Inductor-Based Integrated Buck Voltage Regulator on 16nm-Class CMOS.S. Kim, H. Krishnamurthy, Z. Ahmed, N. Desai, S. Weng, A. Augustine, H. Do, J. Yu, P. Bach, X. Liu and 4 other author(s). ISSCC, page 270-272. IEEE, (2024)Peak-Current-Controlled Ganged Integrated High-Frequency Buck Voltage Regulators in 22nm CMOS for Robust Cross-Tile Current Sharing.N. Desai, H. Krishnamurthy, K. Ahmed, S. Weng, S. Kim, X. Liu, H. Do, K. Radhakrishnan, K. Ravichandran, J. Tschanz and 1 other author(s). ISSCC, page 262-264. IEEE, (2021)A Light-Load Efficient Fully Integrated Voltage Regulator in 14-nm CMOS With 2.5-nH Package-Embedded Air-Core Inductors.C. Schaef, K. Radhakrishnan, K. Ravichandran, J. Tschanz, V. De, N. Desai, H. Krishnamurthy, X. Liu, K. Ahmed, S. Kim and 3 other author(s). IEEE J. Solid State Circuits, 54 (12): 3316-3325 (2019)A Digitally Controlled Fully Integrated Voltage Regulator With On-Die Solenoid Inductor With Planar Magnetic Core in 14-nm Tri-Gate CMOS.H. Krishnamurthy, V. Vaidya, P. Kumar, R. Jain, S. Weng, S. Kim, G. Matthew, N. Desai, X. Liu, K. Ravichandran and 2 other author(s). IEEE J. Solid State Circuits, 53 (1): 8-19 (2018)

BibSonomy

Disambiguation of "Desai, Nachiket V."