( en | de | ru )

 

Disambiguation of "Hosokawa, Toshinori"

Author of the publication

copydeleteadd this publication to your clipboard
Test sequence compaction methods for acyclic sequential circuits using a time expansion model.

, , , and . Syst. Comput. Jpn., 33 (10): 105-115 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toshinori Kuwahara

Kōmei Hosokawa

Hirofumi Hosokawa

Roberto Tuyoshi Hosokawa

 

Other publications of authors with the same name

A Fault Dependent Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint., , and . IEICE Trans. Inf. Syst., 93-D (1): 24-32 (2010)A DFT Selection Method for Reducing Test Application Time of System-on-Chips., , , , and . IEICE Trans. Inf. Syst., 87-D (3): 609-619 (2004)A Test Sensitization State Compaction Method on Controller Augmentation., , , and . IOLTS, page 1-6. IEEE, (2020)A State Assignment Method to Improve Transition Fault Coverage for Controllers., , , and . DFT, page 1-4. IEEE, (2019)CRLock: A SAT and FALL Attacks Resistant Logic Locking Method for Controller at Register Transfer Level., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 107 (3): 583-591 (2024)Universal Testing for Linear Feed-Forward/Feedback Shift Registers., , and . IEICE Trans. Inf. Syst., 103-D (5): 1023-1030 (2020)Test sequence compaction methods for acyclic sequential circuits using a time expansion model., , , and . Syst. Comput. Jpn., 33 (10): 105-115 (2002)Fault-dependent/independent Test Generation Methods for State Observable FSMs., , and . ATS, page 275-280. IEEE, (2007)A Hardware Trojan Circuit Detection Method Using Activation Sequence Generations., , and . PRDC, page 221-222. IEEE Computer Society, (2017)A Test Generation Method Using a Compacted Test Table and a Test Generation Method Using a Compacted Test Plan Table for RTL Data Path Circuits., , and . VTS, page 328-335. IEEE Computer Society, (2002)