( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The design of a neuro-microprocessor.

, , и . IEEE Trans. Neural Networks, 4 (3): 394-399 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Asanovic, Krste
add a person with the name Asanovic, Krste
 

Другие публикации лиц с тем же именем

Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology., , , и . International Conference on Supercomputing, стр. 340-347. ACM, (1997)The GAP Benchmark Suite., , и . CoRR, (2015)Building Open Trusted Execution Environments., , , , и . IEEE Secur. Priv., 18 (5): 47-56 (2020)Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (4): 723-730 (2015)An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 57 (1): 140-152 (2022)Energy-aware lossless data compression., и . ACM Trans. Comput. Syst., 24 (3): 250-291 (2006)FASED: FPGA-Accelerated Simulation and Evaluation of DRAM., , , , , , и . FPGA, стр. 330-339. ACM, (2019)CDPU: Co-designing Compression and Decompression Processing Units for Hyperscale Systems., , , , , , , , , и 3 other автор(ы). ISCA, стр. 39:1-39:17. ACM, (2023)Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors., и . ISCA, стр. 336-345. IEEE Computer Society, (2005)FPGA Accelerated INDEL Realignment in the Cloud., , , , , , , , , и 2 other автор(ы). HPCA, стр. 277-290. IEEE, (2019)