Author of the publication

A Fully Adaptive 19-58-Gb/s PAM-4 and 9.5-29-Gb/s NRZ Wireline Transceiver With Configurable ADC in 16-nm FinFET.

, , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 54 (1): 18-28 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 112-GB/S PAM4 Transmitter in 16NM FinFET., , , , , , , , , and 3 other author(s). VLSI Circuits, page 45-46. IEEE, (2018)A 32.75-Gb/s Voltage-Mode Transmitter With Three-Tap FFE in 16-nm CMOS., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 52 (10): 2663-2678 (2017)A 32.75-Gb/s voltage mode transmitter with 3-tap FFE in 16nm CMOS., , , , , , , , , and 1 other author(s). A-SSCC, page 233-236. IEEE, (2016)3.3 A 0.5-to-32.75Gb/s flexible-reach wireline transceiver in 20nm CMOS., , , , , , , , , and 6 other author(s). ISSCC, page 1-3. IEEE, (2015)A Fully Adaptive 19-58-Gb/s PAM-4 and 9.5-29-Gb/s NRZ Wireline Transceiver With Configurable ADC in 16-nm FinFET., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 54 (1): 18-28 (2019)A fully adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET., , , , , , , , , and 6 other author(s). ISSCC, page 108-110. IEEE, (2018)A Low-Power 0.5-6.6 Gb/s Wireline Transceiver Embedded in Low-Cost 28 nm FPGAs., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 48 (11): 2582-2594 (2013)