( en | de | ru )

 

Disambiguation of "Leupers, Rainer"

Author of the publication

copydeleteadd this publication to your clipboard
par-gem5: Parallelizing gem5's Atomic Mode.

, , , , , and . DATE, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rainer Leupers

Rainer Leupers

Rainer Leupers

Rainer Melzer

Multimerisierung und DNA-Bindung homöotischer Proteine der Blütenbildung. Uni Jena, (2009)

Rainer Nustede

In-vitro-Proliferationsverhalten pädiatrischer Tumorzelllinien nach zweistündiger Exposition mit Kohlenstoffdioxid, Helium und Raumluft. MedH Hannover, (2009)
 

Other publications of authors with the same name

Deceptive Logic Locking for Hardware Integrity Protection Against Machine Learning Attacks., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1716-1729 (2022)A Scalable VLSI Architecture for Soft-Input Soft-Output Single Tree-Search Sphere Decoding., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (9): 706-710 (2010)Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor Model., , , , and . ACM Trans. Embed. Comput. Syst., 16 (1): 26:1-26:26 (2016)Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis., , , , , , and . Int. J. Embed. Real Time Commun. Syst., 2 (3): 1-20 (2011)Modelling Machine Learning Components for Mapping and Scheduling of AUTOSAR Runnables., , and . ISSRE, page 127-137. IEEE, (2020)Automatic Energy-Minimized HW/SW Partitioning for FPGA-Accelerated MPSoCs., , , , , , and . IEEE Embed. Syst. Lett., 11 (3): 93-96 (2019)AMAIX: A Generic Analytical Model for Deep Learning Accelerators., , , , and . SAMOS, volume 12471 of Lecture Notes in Computer Science, page 36-51. Springer, (2020)A Survey of Neuromorphic Computing-in-Memory: Architectures, Simulators, and Security., , and . IEEE Des. Test, 39 (2): 90-99 (2022)Integrated system-level modeling of network-on-chip enabled multi-processor platforms., , and . Kluwer, (2006)Extraction of recursion level parallelism for embedded multicore systems., , , and . SAMOS, page 154-162. IEEE, (2017)