( en | de | ru )

 

Disambiguation of "Gyohten, Takayuki"

Author of the publication

copydeleteadd this publication to your clipboard
A Configurable Enhanced TTRAM Macro for System-Level Power Management Unified Memory.

, , , , , , , and . IEEE J. Solid State Circuits, 42 (4): 853-861 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takayuki Sugimoto

Takayuki Sugimoto

Takayuki Shindo

Takayuki Saito

 

Other publications of authors with the same name

A Configurable Enhanced TTRAM Macro for System-Level Power Management Unified Memory., , , , , , , and . IEEE J. Solid State Circuits, 42 (4): 853-861 (2007)A Capacitorless Twin-Transistor Random Access Memory (TTRAM) on SOI., , , , , , , , and . IEICE Trans. Electron., 90-C (4): 765-771 (2007)A capacitorless twin-transistor random access memory (TTRAM) on SOI., , , , , , , and . CICC, page 435-438. IEEE, (2005)Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor., , , , , , , , , and . IEICE Trans. Electron., 91-C (9): 1409-1418 (2008)An On-Chip Supply-Voltage Control System Considering PVT Variations for Worst-Caseless Lower Voltage SoC Design., , , , , , , and . IEICE Trans. Electron., 89-C (11): 1519-1525 (2006)A scalable massively parallel processor for real-time image processing., , , , , , , , , and 3 other author(s). ISSCC, page 334-335. IEEE, (2010)The Design and Implementation of the Massively Parallel Processor Based on the Matrix Architecture., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 42 (1): 183-192 (2007)Compact associative-memory architecture with fully parallel search capability for the minimum Hamming distance., , , and . IEEE J. Solid State Circuits, 37 (2): 218-227 (2002)A 322 MHz random-cycle embedded DRAM with high-accuracy sensing and tuning., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 40 (11): 2296-2304 (2005)A nearest-hamming-distance search memory with fully parallel mixed digital-analog match circuitry., , , , and . ASP-DAC, page 591-592. ACM, (2003)