( en | de | ru )

 

Disambiguation of "Yuh, Ping-Hung"

Author of the publication

copydeleteadd this publication to your clipboard
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1621-1634 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bong-Gu Yuh

Ping-Ping Tsai

Yuh-Shuh Chen

Simon Pingel

Retrospektive Analyse potentieller Beeinflussungsmodelle auf die Reoperationsrate nach mechanischem und biologischem Herzklappenersatz. Uni München, (2009)

Yuh-Chyang Charng

 

Other publications of authors with the same name

A progressive-ILP based routing algorithm for cross-referencing biochips., , , and . DAC, page 284-289. ACM, (2008)A routing algorithm for flip-chip design., , , , and . ICCAD, page 753-758. IEEE Computer Society, (2005)Temporal floorplanning using the three-dimensional transitive closure subGraph., , and . ACM Trans. Design Autom. Electr. Syst., 12 (4): 37 (2007)Optimized 3D Network-on-Chip Design Using Simulated Allocation., , and . ACM Trans. Design Autom. Electr. Syst., 17 (2): 12:1-12:19 (2012)Joint exploration of architectural and physical design spaces with thermal consideration., , , and . ISLPED, page 123-126. ACM, (2005)Placement of digital microfluidic biochips using the t-tree formulation., , and . DAC, page 931-934. ACM, (2006)Application-specific 3D Network-on-Chip design using simulated allocation., , and . ASP-DAC, page 517-522. IEEE, (2010)A SAT-based routing algorithm for cross-referencing biochips., , , , , and . SLIP, page 1-7. IEEE Computer Society, (2011)MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (9): 1621-1634 (2008)Post-placement leakage optimization for partially dynamically reconfigurable FPGAs., , , and . ISLPED, page 92-97. ACM, (2007)