( en | de | ru )

 

Disambiguation of "Flottes, Marie-Lise"

Author of the publication

copydeleteadd this publication to your clipboard
Scanning Datapaths: A Fast and Effective Partial Scan Selection Technique.

, , , and . DATE, page 921-922. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marie-Lise Weber

Marie-Lise Schläppy

Bernd Lisek

Lise Barbin

Ubiquitin-proteasome dependent catabolite degradation of fructose-1,6-bisphosphatase: localization and involvement of novel components. Uni Stuttgart, (2009)

Ulrike Lisewski

 

Other publications of authors with the same name

A Method for Trading off Test Time, Area and Fault Coverage in Datapath BIST Synthesis., , and . J. Electron. Test., 17 (3-4): 331-339 (2001)Are advanced DfT structures sufficient for preventing scan-attacks?, , , and . VTS, page 246-251. IEEE Computer Society, (2012)A smart test controller for scan chains in secure circuits., , , and . IOLTS, page 228-229. IEEE, (2013)SI ECCS: SECure context saving for IoT devices., , , , , and . DTIS, page 1-2. IEEE, (2018)Encryption of test data: which cipher is better?, , , , , and . PRIME, page 85-88. IEEE, (2018)A Comprehensive Approach to a Trusted Test Infrastructure., , , , , , , , , and 1 other author(s). IVSW, page 43-48. IEEE, (2019)Laser-induced fault effects in security-dedicated circuits., , , , , , , , , and 9 other author(s). VLSI-SoC, page 1-6. IEEE, (2014)Automatic Synthesis of BISTed Data Paths From High Level Specification., , and . EDAC-ETC-EUROASIC, page 591-598. IEEE Computer Society, (1994)A 3D IC BIST for pre-bond test of TSVs using ring oscillators., , , , and . NEWCAS, page 1-4. IEEE, (2013)Preventing Scan Attacks on Secure Circuits Through Scan Chain Encryption., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (3): 538-550 (2019)