( en | de | ru )

 

Disambiguation of "Dou, Yong"

Author of the publication

copydeleteadd this publication to your clipboard
Supernodal sparse Cholesky factorization on graphics processing units.

, , , , and . Concurr. Comput. Pract. Exp., 26 (16): 2713-2726 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keqi Dou

Puangrat Yongvanit

Keqi Dou

Wei Dou

Huating Dou

 

Other publications of authors with the same name

Region-based convolutional neural networks for object detection in very high resolution remote sensing images., , and . ICNC-FSKD, page 548-554. IEEE, (2016)Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes., , , , and . Concurr. Comput. Pract. Exp., 27 (1): 29-46 (2015)CuSora: Real-time software radio using multi-core graphics processing unit., , , , and . J. Syst. Archit., 60 (3): 280-292 (2014)Ranking Support Vector Machine with Kernel Approximation., , , , and . Comput. Intell. Neurosci., (2017)FPGA-Accelerated Molecular Dynamics Simulations: An Overview., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 293-301. Springer, (2007)The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 155-166. Springer, (2007)Accuracy Evaluation of Long Short Term Memory Network Based Language Model with Fixed-Point Arithmetic., , and . ARC, volume 10216 of Lecture Notes in Computer Science, page 281-288. (2017)Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 110-121. Springer, (2007)Visual Tree Convolutional Neural Network in Image Classification., , , and . CoRR, (2019)Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining., , , and . Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 567-573. Springer, (2006)