( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Configurable Architectures for Multi-Mode Floating Point Adders.

, , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (8): 2079-2090 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Manish Kumar

Manoj Kumar Jaiswal

Ashok Kumar Jaiswal

Manish Kumar Aneja

Himjyot Jaiswal

 

Другие публикации лиц с тем же именем

Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (7): 521-525 (2014)Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA., и . ICIIS, стр. 1-4. IEEE, (2008)Dual-mode double precision / two-parallel single precision floating point multiplier architecture., и . VLSI-SoC, стр. 213-218. IEEE, (2015)Universal number posit arithmetic generator on FPGA., и . DATE, стр. 1159-1162. IEEE, (2018)Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA., , , , , , , и . FPT, стр. 261-264. IEEE, (2016)Architecture for Dual-Mode Quadruple Precision Floating Point Adder., , и . ISVLSI, стр. 249-254. IEEE Computer Society, (2015)Architecture for quadruple precision floating point division with multi-precision support., и . ASAP, стр. 239-240. IEEE Computer Society, (2016)E-TCAM: An Efficient SRAM-Based Architecture for TCAM., , и . Circuits Syst. Signal Process., 33 (10): 3123-3144 (2014)Configurable Architectures for Multi-Mode Floating Point Adders., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (8): 2079-2090 (2015)Dual-mode double precision division architecture., и . MWSCAS, стр. 1-4. IEEE, (2016)