Author of the publication

Network Intrusion Detection with Improved Feature Representation.

, , , , and . APSIPA ASC, page 2049-2054. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A third-order ΣΔ modulator in 0.18-μm CMOS with calibrated mixed-mode integrators., , and . IEEE J. Solid State Circuits, 40 (4): 918-925 (2005)An Output-Capacitor-Free NMOS Digital LDO Using Gate Driving Strength Modulation and Droop Detector., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (12): 4975-4985 (December 2023)3D die-stacked DRAM thermal management via task allocation and core pipeline control., , , and . IEICE Electron. Express, 15 (3): 20171253 (2018)A hybrid delta-sigma modulator with adaptive calibration., , and . ISCAS (1), page 1025-1028. IEEE, (2003)Correction to Ä Third-Order$Sigma Delta $Modulator in 0.18-$muhboxm$CMOS With Calibrated Mixed-Mode Integrators"., , and . IEEE J. Solid State Circuits, 40 (11): 2339 (2005)Modified adaptive support weight and disparity search range estimation schemes for stereo matching processors., , and . J. Supercomput., 74 (12): 6665-6690 (2018)A Low-Power 2nd-Order Delta-Sigma ADC with an Inverter-Based Zero-Crossing Detector., , and . ICECS, page 817-820. IEEE, (2018)Charge Pump circuit with wide range digital leakage current mismatch compensator., and . IEICE Electron. Express, 7 (23): 1709-1713 (2010)An Output-Capacitor-Free Adaptive-Frequency Digital LDO with a 420-mA Load Current and a Fast Settling Time., , , and . ISCAS, page 1-5. IEEE, (2023)A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector., , , , and . ISSCC, page 1324-1333. IEEE, (2006)