Author of the publication

A 305mV-850mV 400μW 45GSamples/J reconfigurable compressive sensing engine with early-termination for ultra-low energy target detection in 14nm tri-gate CMOS.

, , , , , , , , , and . A-SSCC, page 253-256. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analyzing the impact of Double Patterning Lithography on SRAM variability in 45nm CMOS., , , , and . CICC, page 1-4. IEEE, (2010)A 4900- $\mu$ m2 839-Mb/s Side-Channel Attack- Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 55 (4): 945-955 (2020)CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (1): 42-49 (2011)Centip3De: a many-core prototype exploring 3D integration and near-threshold computing., , , , , , , , , and 5 other author(s). Commun. ACM, 56 (11): 97-104 (2013)A 1.85fW/bit ultra low leakage 10T SRAM with speed compensation scheme., , , , , and . ISCAS, page 69-72. IEEE, (2011)Centip3De: A 64-Core, 3D Stacked Near-Threshold System., , , , , , , , , and 5 other author(s). IEEE Micro, 33 (2): 8-16 (2013)Millimeter-scale nearly perpetual sensor system with stacked battery and solar cells., , , , , , , , , and . ISSCC, page 288-289. IEEE, (2010)16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 network-on-chip in 22nm tri-gate CMOS., , , , , , , , , and . ISSCC, page 276-277. IEEE, (2014)microASR: 32-μW Real-Time Automatic Speech Recognition Chip featuring a Bio-Inspired Neuron Model and Digital SRAM-based Compute-In-Memory Hardware., , , , , and . ESSCIRC, page 421-424. IEEE, (2023)Algorithm and hardware design of discrete-time spiking neural networks based on back propagation with binary activations., , , , , , and . BioCAS, page 1-5. IEEE, (2017)