Author of the publication

Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale.

, , , and . ACM Trans. Archit. Code Optim., 16 (1): 4:1-4:27 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accelerating Synchronization in Graph Analytics Using Moving Compute to Data Model on Tilera TILE-Gx72., , , and . ICCD, page 496-505. IEEE Computer Society, (2018)Declarative Resilience: A Holistic Soft-Error Resilient Multicore Architecture that Trades off Program Accuracy for Efficiency., , , , and . ACM Trans. Embed. Comput. Syst., 17 (4): 76:1-76:27 (2018)Accelerating Graph and Machine Learning Workloads Using a Shared Memory Multicore Architecture with Auxiliary Support for In-hardware Explicit Messaging., , , , , and . IPDPS, page 254-264. IEEE Computer Society, (2017)Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale., , , and . ACM Trans. Archit. Code Optim., 16 (1): 4:1-4:27 (2019)In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores., , , and . IEEE Micro, 40 (1): 83-92 (2020)HeteroMap: A Runtime Performance Predictor for Efficient Processing of Graph Analytics on Heterogeneous Multi-Accelerators., , , and . ISPASS, page 268-281. IEEE, (2019)Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications., , , and . IEEE Comput. Archit. Lett., 17 (2): 230-234 (2018)Software-Hardware Managed Last-level Cache Allocation Scheme for Large-Scale NVRAM-Based Multicores Executing Parallel Data Analytics Applications., , , , , and . IPDPS, page 316-325. IEEE Computer Society, (2018)