( en | de | ru )

 

Disambiguation of "Ejlali, Alireza"

Author of the publication

copydeleteadd this publication to your clipboard
Joint write policy and fault-tolerance mechanism selection for caches in DSM technologies: Energy-reliability trade-off.

, , and . ISQED, page 839-844. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alireza Rahimi

Alireza Djirsarai

Alireza Mirshahi

Alireza Azem

Alireza Sarveniazi

 

Other publications of authors with the same name

Error control schemes in solar energy harvesting wireless sensor networks., , and . ISCIT, page 979-984. IEEE, (2012)A Hardware Platform for Evaluating Low-Energy Multiprocessor Embedded Systems Based on COTS Devices., and . IEEE Trans. Ind. Electron., 62 (2): 1262-1269 (2015)READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (4): 646-654 (2021)Exploiting Approximate MLC-PCM in Low-Power Embedded Systems., , and . ACM Trans. Embed. Comput. Syst., 17 (1): 26:1-26:25 (2018)Cache size selection for performance, energy and reliability of time-constrained systems., , , , and . ASP-DAC, page 923-928. IEEE, (2006)A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems., , and . CODES+ISSS, page 193-202. ACM, (2009)FPGA-based Monte Carlo simulation for fault tree analysis., and . Microelectron. Reliab., 44 (6): 1017-1028 (2004)Leakage-Aware Battery Lifetime Analysis Using the Calculus of Variations., , , and . IEEE Trans. Circuits Syst., 67-I (12): 4829-4841 (2020)A Cluster-Based and Drop-aware Extension of RPL to Provide Reliability in IoT Applications., , , , , and . SysCon, page 1-7. IEEE, (2021)Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies., , , and . DSN, page 276-285. IEEE Computer Society, (2007)