From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Maximizing Heterogeneous Processor Performance Under Power Constraints., , , и . ACM Trans. Archit. Code Optim., 13 (3): 29:1-29:23 (2016)Per-thread cycle accounting in multicore processors., , и . ACM Trans. Archit. Code Optim., 9 (4): 29:1-29:22 (2013)An Evaluation of High-Level Mechanistic Core Models., , , , и . ACM Trans. Archit. Code Optim., 11 (3): 28:1-28:25 (2014)Accurate and Scalable Many-Node Simulation., , , и . CoRR, (2024)DRAM Bandwidth and Latency Stacks: Visualizing DRAM Bottlenecks., , и . ISPASS, стр. 322-331. IEEE, (2022)Scale-Model Architectural Simulation., , , , и . ISPASS, стр. 58-68. IEEE, (2022)Restating the Case for Weighted-IPC Metrics to Evaluate Multiprogram Workload Performance., и . IEEE Comput. Archit. Lett., 13 (2): 93-96 (2014)Improving IBM POWER8 Performance Through Symbiotic Job Scheduling., , , , и . IEEE Trans. Parallel Distributed Syst., 28 (10): 2838-2851 (2017)Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware., , и . ISPASS, стр. 216-226. IEEE Computer Society, (2011)Modeling DRAM Timing in Parallel Simulators With Immediate-Response Memory Model., , и . IEEE Comput. Archit. Lett., 20 (2): 90-93 (2021)