( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs.

, , , , , и . IEEE Trans. Emerg. Top. Comput., 5 (3): 340-352 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jiann-Sheng Wu

Jiann-Trzuo Lin

Jiann-Chyuan Lin

Fang Yuan

Jing Yuan

 

Другие публикации лиц с тем же именем

A scalable and reconfigurable in-memory architecture for ternary deep spiking neural network with ReRAM based neurons., и . Neurocomputing, (2020)Study of performance degradations in DC-DC converter due to hot carrier stress by simulation., , и . Microelectron. Reliab., 46 (9-11): 1840-1843 (2006)NBTI reliability on high-k metal-gate SiGe transistor and circuit performances., , , и . Microelectron. Reliab., 51 (5): 914-918 (2011)Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs., , , , , и . IEEE Trans. Emerg. Top. Comput., 5 (3): 340-352 (2017)Low-Side GaN Power Device Dynamic Ron Characteristics Under Different Substrate Biases., , , и . IRPS, стр. 1-7. IEEE, (2019)A 12-Bit Ultra-Low Voltage Noise Shaping Successive-Approximation Register Analogto-Digital Converter Using Emerging TFETs., и . J. Low Power Electron., 13 (3): 497-510 (2017)Analysis and Simulation of Capacitor-Less ReRAM-Based Stochastic Neurons for the in-Memory Spiking Neural Network., и . IEEE Trans. Biomed. Circuits Syst., 12 (5): 1004-1017 (2018)Dynamic Active-bit Detection and Operands Exchange for Designing Energy-aware Asynchronous Multipliers., и . CDES, стр. 218-223. CSREA Press, (2005)Energy-Aware Dual-Rail Bit-Wise Completion Pipelined Arithmetic Circuit Design., и . J. Low Power Electron., 2 (2): 201-216 (2006)Security Protection for Magnetic Tunnel Junction., и . CoRR, (2017)