( en | de | ru )

 

Disambiguation of "Calazans, Ney"

Author of the publication

copydeleteadd this publication to your clipboard
H2A: A hardened asynchronous network on chip.

, , and . SBCCI, page 1-6. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josef Ney

Robert Ney

Hans Ney

Michael Ney

Verena Ney

 

Other publications of authors with the same name

PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems., , , and . SBCCI, page 10-15. ACM, (2004)A monitored NoC with runtime path adaptation., , , , and . ISCAS, page 1965-1968. IEEE, (2014)H2A: A hardened asynchronous network on chip., , and . SBCCI, page 1-6. IEEE, (2013)Router architecture for high-performance NoCs., , and . SBCCI, page 111-116. ACM, (2007)Parity check for m-of-n delay insensitive codes., , and . IOLTS, page 157-162. IEEE, (2013)Triple Rail Logic Robustness against DPA., , , , , , and . ReConFig, page 415-420. IEEE Computer Society, (2008)QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques., , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-22. Springer, (2007)Evaluation of current QoS Mechanisms in Networks on Chip., , , and . SoC, page 1-4. IEEE, (2006)Evaluation on FPGA of triple rail logic robustness against DPA and DEMA., , , , , and . DATE, page 634-639. IEEE, (2009)Adding Temporal Redundancy to Delay Insensitive Codes to Mitigate Single Event Effects., , and . ASYNC, page 142-149. IEEE Computer Society, (2012)