Author of the publication

A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC.

, , , , and . DAC, page 1-6. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Socio-Computational Approach to Predicting Bioweapon Proliferation., , , and . IEEE Trans. Comput. Social Systems, 5 (2): 458-467 (2018)A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC., , , , and . DAC, page 1-6. ACM, (2000)A 31.5dBm outphasing class-D power amplifier in 45nm CMOS with back-off efficiency enhancement by dynamic power control., , , , , , and . ESSCIRC, page 131-134. IEEE, (2011)Remote assessment of countries' cyber weapon capabilities., , and . Soc. Netw. Anal. Min., 8 (1): 62:1-62:15 (2018)Analyzing scientific networks for nuclear capabilities assessment., , , , , , and . J. Assoc. Inf. Sci. Technol., 63 (7): 1294-1312 (2012)Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (6): 703-717 (2000)Device-level early floorplanning algorithms for RF circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (4): 375-388 (1999)Integer programming based topology selection of cell-level analog circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (4): 401-412 (1995)Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives., , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 393-407 (2022)An Efficient Meta-Reinforcement Learning Approach for Circuit Linearity Calibration via Style Injection., , and . MWSCAS, page 10-14. IEEE, (2023)